

ABSTRACT

1
2 A memory device includes a memory array of thin film transistor (TFT) memory
3 cells. The memory cells include a floating gate separated from a gate electrode portion of
4 a gate line by an insulator. The gate electrode portion includes a diffusive conductor that
5 diffuses through the insulator under the application of a write voltage. The diffusive
6 conductor forms a conductive path through the insulator that couples the gate line to the
7 floating gate, changing the gate capacitance and therefore the state of the memory cell.
8 The states of the memory cells are detectable as the differing current values for the
9 memory cells. The memory cells are three terminal devices, and read currents do not pass
10 through the conductive paths in the memory cells during read operations. This renders
11 the memory cells robust, because read currents will not interfere with the storage
12 mechanism in the memory cells. The memory array can be fabricated using multiple
13 steps using the same mask. The use of a single mask for multiple steps reduces the time
14 and cost involved in fabricating the memory array.

09934548-082304
FOC230-8454E660